

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/032,141	12/20/2001	Vincent J. Zimmer	10559-632001/ P11183	10559-632001/ P11183 3533	
20985 7	7590 02/10/2005		EXAMINER		
FISH & RICHARDSON, PC			CHANG, ERIC		
12390 EL CAMINO REAL SAN DIEGO, CA 92130-2081			ART UNIT	PAPER NUMBER	
,			2116		
			DATE MAILED: 02/10/2005	DATE MAILED: 02/10/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
Office Action Summary		10/032,141	ZIMMER ET AL.			
		Examiner	Art Unit			
		Eric Chang	2116			
Period f	The MAILING DATE of this communication app or Reply	ears on the cover sheet with the c	orrespondence address			
THE - External control	MORTENED STATUTORY PERIOD FOR REPLY MAILING DATE OF THIS COMMUNICATION. ensions of time may be available under the provisions of 37 CFR 1.13 results (6) MONTHS from the mailing date of this communication. e period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period we ure to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing ned patent term adjustment. See 37 CFR 1.704(b).	66(a). In no event, however, may a reply be tim within the statutory minimum of thirty (30) days ill apply and will expire SIX (6) MONTHS from t cause the application to become ABANDONED	nely filed s will be considered timely. the mailing date of this communication. O (35 U.S.C. § 133).			
Status						
1)🖂	1) Responsive to communication(s) filed on 20 December 2001.					
2a)□	This action is <b>FINAL</b> . 2b)⊠ This action is non-final.					
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposit	ion of Claims					
5)□ 6)⊠						
Applicat	ion Papers	·				
10)⊠	The specification is objected to by the Examiner The drawing(s) filed on 20 December 2001 is/ar Applicant may not request that any objection to the december drawing sheet(s) including the correction. The oath or declaration is objected to by the Examiner	re: a)⊠ accepted or b)⊡ objecte Irawing(s) be held in abeyance. See on is required if the drawing(s) is obje	37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).			
Priority (	under 35 U.S.C. § 119					
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>						
Attachmen	t(s)		·			
1) 🛛 Notic	e of References Cited (PTO-892)	4) Interview Summary (I				
3) 🛛 Inforr	e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date <u>6-24-04</u> .	Paper No(s)/Mail Dat 5) ☐ Notice of Informal Pa 6) ☐ Other:				

Application/Control Number: 10/032,141 Page 2

Art Unit: 2116

#### **DETAILED ACTION**

1. Claims 1-27 are pending.

### Claim Objections

2. Claim14 is objected to because of the following informalities: it is missing a period at the end of the claim. Appropriate correction is required.

# Claim Rejections - 35 USC § 112

3. Claim 20 recites the limitation "first firmware module" in line 8 of the claim. There is insufficient antecedent basis for this limitation in the claim.

# Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 5. Claims 1-27 are rejected under 35 U.S.C. 102(b) as being clearly anticipated by U.S. Patent 6,081,890 to Datta.
- 6. As to claim 1, Datta discloses a method comprising: initializing a boot routine in a computer [col. 5, lines 29-31]; bootstrapping a volume top file [208] located in a first

addressable location [col. 6, lines 27-35] accessible upon the initializing of the boot routine [col. 5, lines 29-31]; and the volume top file bootstrapping a set of firmware modules [col. 5, lines 41-44].

- 7. As to claim 2, Datta discloses using the volume top file to locate a dispatcher module [col. 4, lines 1-14].
- 8. As to claim 3, Datta discloses using the dispatcher module to access the set of firmware modules [col. 6, lines 36-39].
- 9. As to claim 4, Datta discloses the set of firmware modules initialize the computer [col. 1, lines 40-46].
- 10. As to claim 5, Datta discloses using a reset vector to access the volume top file [col. 6, lines 27-35].
- 11. As to claim 6, Datta discloses the volume top file includes addresses of the set of firmware modules [col. 5, lines 41-49].
- 12. As to claim 7, Datta discloses the volume top file includes an address of a base of a first firmware module [col. 5, lines 41-49].

13. As to claim 8, Datta discloses the base of the first firmware module includes a boot firmware volume base [col. 3, lines 52-59].

- 14. As to claim 9, Datta discloses the volume top file comprises an authentication block [col. 3, lines 49-51].
- 15. As to claim 10, Datta discloses the volume top file validates the set of firmware modules [col. 5, lines 52-56].
- 16. As to claim 11, Datta discloses designating the volume top file as a last file in the set of firmware modules [col. 6, lines 17-19].
- 17. As to claim 12, Datta discloses the designating includes aligning an end of the volume top file with a memory boundary [col. 6, lines 17-19 and 27-30].
- 18. As to claim 13, Datta discloses the memory boundary includes between 4 and 10 giga bytes (Gbyte) of memory [col. 6, lines 27-30].
- 19. As to claim 14, Datta discloses a system comprising: a non-volatile memory [170] of a computer that initializes a boot routine in the computer [col. 5, lines 29-31]; a processing architecture of the computer configured to bootstrap a volume top file [col. 5, lines 29-31] located in a first addressable location accessible upon the initializing of the boot routine [col. 6,

lines 27-35]; and the volume top file configured to bootstrap a set of firmware modules [col. 5, lines 41-44].

- 20. As to claim 15, Datta discloses the volume top file is configured to locate a dispatcher module [col. 4, lines 1-14].
- 21. As to claim 16, Datta discloses the dispatcher module is configured to access the set of firmware modules [col. 6, lines 36-39].
- As to claim 17, Datta discloses the set of firmware modules are configured to initialize the computer [col. 1, lines 40-46].
- 23. As to claim 18, Datta discloses the volume top file includes addresses of the set of firmware modules [col. 5, lines 41-49].
- 24. As to claim 19, Datta discloses the volume top file includes an address of a base of a first firmware module [col. 5, lines 41-49].
- As to claim 20, Datta discloses an apparatus comprising: a processor [110]; a non-volatile memory [170] in which is stored: a volume top file [208] located in a first addressable location of the non-volatile memory accessed by a central processing unit (CPU) of a computer, the volume top file being accessible using a reset vector [col. 6, lines 27-35]; a data structure

associated with the first firmware module [col. 5, lines 41-51]; and, a second firmware module [204] accessible by the volume top file.

- 26. As to claim 21, Datta discloses a first firmware module comprises a distinguished firmware module [col. 5, lines 29-31].
- 27. As to claim 22, Datta discloses a dispatcher module located by the volume top file [col. 4, lines 1-14].
- 28. As to claim 23, Datta discloses the set of firmware modules include an initialization routine for initializing the computer [col. 1, lines 40-46].
- 29. As to claim 24, Datta discloses the volume top file includes an address of a base of the second firmware module [col. 5, lines 41-49].
- 30. As to claim 25, Datta discloses the base of the second firmware module comprises a boot firmware volume base [col. 3, lines 52-59].
- 31. As to claim 26, Datta discloses the volume top file includes an authentication block [col. 3, lines 49-51].

Application/Control Number: 10/032,141 Page 7

Art Unit: 2116

32. As to claim 27, Datta discloses the volume top file validates the second firmware module

[col. 5, lines 52-56].

Conclusion

33. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Eric Chang whose telephone number is (571) 272-3671. The

examiner can normally be reached on M-F 9:00-5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Lynne Browne can be reached on (571) 272-3670. The fax phone number for the

organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

February 4, 2005

ec

SUPERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 2100